The performance of pixel modules built from 75 micrometer thin silicon sensors and ATLAS read-out chips employing the Solid Liquid InterDiffusion (SLID) interconnection technology is presented. This technology, developed by the Fraunhofer EMFT, is a possible alternative to the standard bump-bonding. It allows for stacking of different interconnected chip and sensor layers without destroying the already formed bonds. In combination with Inter-Chip-Vias (ICVs) this paves the way for vertical integration. Both technologies are combined in a pixel module concept which is the basis for the modules discussed in this paper.
Future Pixel Modules and 3D-Integration Technology
The ATLAS pixel detector [1] is made of three barrel layers with an innermost radius of 50.5 mm and three end-cap discs on each side of the detector. The pixel modules used consist of 16 FE-I3 read-out chips [2] which are interconnected via the solder bump bonding technique [3] to a 250 µm thick n-in-n planar silicon sensor. The size of individual pixel cells is 50 µm × 400 µm. Sensors and read-out chips are specified for a maximum fluence 1 of 10 15 n eq /cm 2 and a dose of 500 kGy. A large upgrade to the LHC accelerator chain -called HL-LHC -is currently planned to start taking data in 2024. The peak luminosity will eventually be increased up to 5·10 34 cm −2 s −1 [4] . To maintain the detector performance, several upgrades of the ATLAS pixel detector are planned. The first of these upgrades, the so called Insertable B-Layer (IBL) [5] , is a new fourth pixel layer, which is planned to be mounted on a new smaller beam pipe at a radius of 32 mm, and to be operational by the end of 2014. Due to the smaller radius, the modules cannot overlap along the beam direction as they do for the present ATLAS pixel detector. Thus, the active fraction of the new pixel modules was increased [6] [7] [8] . Additionally, the harsher radiation environment and the higher occupancy demanded for a new read-out chip, the FE-I4 [9] , specified up to a received fluence of 5 · 10 15 n eq /cm 2 and with a reduced pixel size of 50 µm × 250 µm. Furthermore, the number of pixel cells increased from 2880 to 26880 per chip. While it is expected that the upgraded pixel detector retains sufficient tracking capabilities until around 2024, a full replacement of the tracking detector is required afterwards. The current baseline detector upgrade layout [10] consists of four pixel layers at a minimal radius of about 39 mm, supplemented by six pixel discs at each of the forward regions, extending to a pseudo-rapidity of about ±2.8. Given the corresponding extreme radiation levels of up to 2 · 10 16 n eq /cm 2 in the innermost layer a new generation of read-out chips will be needed for the inner layers, featuring even smaller pixels to cope with the otherwise largely increased pixel occupancy.
Module Concept
To answer the challenges of this upgrade, a module concept for the pixel layers is investigated, which employs several novel technologies in the field of pixel detectors: n-in-p pixel sensors are thinned using a process [11] developed at the Max-PlanckGesellschaft Halbleiterlabor (MPG-HLL), and connected via the Fraunhofer EMFT [12] Solid Liquid Inter-Diffusion (SLID) technology to the read-out electronics, where the signals are routed via Inter-Chip-Vias (ICVs). Additionally, the active fraction is maximised by an optimised guard ring design in combination with or without implanted sensor sides [13] . In Figure 1 the schematics of (a) the present and (b) the investigated concept are shown.
Advantages of this approach are: the n-in-p technology allows for single sided processing of wafers resulting in a lower cost, which is of special importance for the large areas foreseen in future pixel detector upgrades. In addition, the radiation hardness is comparable to the presently used n-in-n technology [14, 15] . Thinner sensors not only reduce the material budget and therefore multiple scattering but also, at the same applied bias voltage, they exhibit higher electric fields than thicker devices. This leads to a high charge collection efficiency (CCE) after high radiation doses at moderate bias voltages [15] [16] [17] . While on the sensor side the inactive area is removed by activated edges, in a 3D compliant design of the pixel electronics, ICVs could eventually avoid the need for the cantilever area where presently the wire bonding pads are located. Combining these ICVs with SLID interconnections enables fully 3D-integrated modules. Furthermore, SLID interconnections could allow for a pitch reduction with respect to the 50 µm pitch limit given by the solder bump bonding. In this paper, the results on the SLID interconnection and thin sensor aspects of this module concept are presented and discussed. Some preliminary results were already given in [18] [19] [20] [21] [22] as well as in the PhD-theses [15, 23] . All SLID modules presented here use the FE-I2 [24] ATLAS readout chip that has the same footprint as the FE-I3 chip. The two chips only differ in minor details, e. g. they need slightly different chip analogue and digital voltages documented in [25] . These differences are not relevant for the work presented in this paper. Consequently, in the following no distinction is made and both chips are referred to as FE-I3 chips. Further results on the other technologies used in the module concepts, as n-in-p sensors, active edge pixel devices and ICVs, can be found in [13, 15, 23, 26] .
In the presentation of the results first a short introduction to SLID will be given, followed by the technical and mechanical results. Finally, the performance for prototype pixel modules employing SLID and 75 µm thick sensors will be discussed.
Solid-Liquid InterDiffusion
SLID is a class of interconnection techniques, where the formation of the interconnection takes place at temperatures significantly lower than those the connections can tolerate afterwards without dissolving. The concept was introduced in the 1960s [27, 28] and is based on binary, ternary, or even higherorder metal systems, where one low-temperature melting metal is coated on a high-temperature melting core. By bringing the temperature of the metal system above the melting point of the low-temperature melting metal and applying high pressure, this metal dissolves and diffuses into the high-temperature melting metal. Inter-metallic compounds with melting points above the heating temperature are formed by the two metals and the liquid phase solidifies. While many different metal systems are known to form SLID bonds, certain constraints apply when using this technique in real applications [29] . For example, the melting point of the low-temperature melting metal should be below 400
• C, which is the maximum temperature most Application Specific Integrated Circuits (ASICs) can withstand. In the presented module concept, the SLID process developed by the EMFT is used. The process steps are shown in Figure 2 . In this approach Sn (T melt = 231.9
• C) is used as the lowtemperature melting component and Cu (T melt = 1083.0
• C) as the high-temperature melting component. Out of these, Cu 3 Sn (T melt = 676
• C) and Cu 6 Sn 5 (T melt = 415 • C) are formed. The high melting point of the interconnecting alloy opens the possibility of subsequent stacking of additional SLID-interconnected layers, but at the same time inhibits reworking of badly connected devices.
A comparison of the process flows of the conventional bump bonding techniques and SLID, shown in Figure 3 , reveals further advantages and challenges. While the first step is a patterned electroplating step needed for the deposition of the Cu and Sn, which is similar for both technologies, the so-called reflow step is not needed to form SLID interconnections. In the reflow step, the alloy or metal, e. g. PbSn or In that are used in the bump bonding process is melted; the surface tension leads to solder ball formation. Since the diameter of the balls is determined by the initial pad size, all bump-bond connections have to be of equal size to form good connections (compare 3 rd connection to the neighbouring ones in Figure 3 ). In contrast, a SLID bond can have an arbitrary shape and size, with the only constraint that its dimensions exceed 5 µm by 5 µm. Additionally, the reduction of one process step is expected to lower the costs once the process is established in industry. In the interconnection-step the read-out chip and the sensor are brought together. In the bump-bonding process a built-in self alignment due to the surface tension of the bump-balls is ex- Figure 2 : (a-c) Process flow of the SLID interconnection, adapted from [29] . For an explanation of the individual steps please refer to the text. (d) Cross section of SLID pads in a pixel module built from an FE-I3 read-out chip and a dummy sensor (aluminium and silicon oxide only). Photograph taken by [12] . Step-by-step comparison of the bump-bonding and SLID interconnection technologies [12] .
ploited, while the SLID interconnection has to rely on the pickand-place precision for the placement of the read-out chips on the handle wafer, when the technique is applied in the chip-towafer approach. If a high accuracy can be achieved in the pickand-place procedure, the pitch of the SLID connections can be as low as approximately 20 µm [30] , which is not possible for the bump-bonding offered for industrial applications. In the final step, the actual bond is formed by pressing the two layers together. While a non functional bump-bonded module with a broken read-out chip or sensor can be separated again for repair by reheating this is not possible for SLID assemblies, due to the higher temperature needed. Other innovative interconnection technologies are presently investigated for pixel modules for use in high energy physics experiments. These are the Ziptronix Direct Bond Interconnect (DBI) oxide bonding and the copper thermo-compression [31] , both under evaluation at Fermilab, and also the copper pillar interconnects [32] , offered by CEA-LETI [33] .
Technical Aspects and Mechanical Properties

Influence of the SLID Process on Silicon Sensors
Since the SLID interconnection was only known to work with integrated circuit (IC) devices, a production of diodes subjected to the SLID metallization and temperature treatment was carried out. Compared to IC devices, the performance of sensors that are usually made from high resistivity silicon, is much more sensitive to high leakage currents caused by a diffusion of copper atoms into the silicon bulk. In the SLID process, to prevent diffusion of copper into the silicon bulk a barrier layer of Titanium Tungsten (TiW) is needed. The diodes were used to verify the functionality of this TiW diffusion barrier with thin silicon sensors.
To model both sides of the SLID metallization, two 6-inch wafers with various thin p-in-n diodes were produced. The sensor concept uses an SOI technology with an active sensor wafer that can be thinned to a desired thickness, and that is oxide bonded to a handle wafer for mechanical stability. The p-in-n option was chosen since no difference in the sensitivity of p-inn and n-in-p sensors towards copper atoms is expected and the n-type wafers were easily procurable. The implemented diodes have an area of 10 mm 2 with different guard-ring designs and are thinned down with the HLL thinning technology to an active thickness of 50 µm. Together with the handle wafer, the total thickness of the wafers is 500 µm. On both wafers shown in Figure 4 , a 100 nm thin layer of TiW was applied to the aluminium contact pads of all diodes, followed by an electroplating of Cu. For the first wafer, shown in Figure 4 (a), the thickness of the Cu is around 1 µm and no further layers are applied. The second wafer, which is displayed in Figure 4 Hence, both sides of the SLID metallization are replicated separately. The reduced thickness of the Cu layer on the first wafer of 1 µm, compared to the 5 µm used in the SLID interconnection, is assumed to be sufficient for an investigation of the full impact caused by a possible copper diffusion. For the second wafer, the thickness of the Sn was chosen to be a little less than half of the 3 µm used in the SLID process. This ensures, that the Sn can be completely absorbed by the single Cu layer of the wafer.
In a first step the leakage currents of the diodes were measured before the application of any SLID metal layers. The same diodes were measured after the application of the TiW and Cu for the first wafer and TiW, Cu, and Sn for the second wafer. Shown in Figure 5 (a) are the ratios of these leakage currents of the measured diodes of both wafers obtained after various production steps and at 50 V. The currents were determined by a linear fit to the plateau region of the leakage current characteristics. The uncertainties assigned are the combination of the one standard deviation uncertainties calculated from the measurement uncertainties of the Keithley-487 picoamperemeter [34] and the fit uncertainties. The leakage currents of the diodes on both wafers do not increase to a level that could be dangerous for the sensor operation. On wafer 1, the average current of the diodes at 50 V is unchanged while on wafer 2, it increases by about 51%.
Removing the outlier (i.e. the diode of wafer 2 in Figure 5 (a) that has a ratio of leakage currents of about 2.2) from the analysis, which had a defect not related to the SLID interconnection, an average increase of only 18% is found. These measurements show that during the application of the SLID metallization no copper diffuses into the sensor, since this would lead to an increase of the leakage current by several orders of magnitude [35] .
In a next step, both wafers were heated in the standard processing atmosphere to 320
• C for 15 min to simulate the SLID temperature treatment, and to start the Solid-Liquid InterDiffusion of the Sn into the Cu. An actual connection of the wafers was not performed. After the temperature treatment the leakage currents of the diodes showed a slight decrease, as shown in Figure 5 (b). Compared to the measurements before any SLID processing steps, the currents are only 69% and 73% of the initial values for wafers 1 and 2, respectively. This is expected to be due to the annealing of defects in the silicon bulk caused by the applied temperature.
Alignment Precision and Interconnection Efficiency of the SLID Interconnection
One of the key performance parameters to judge the applicability of the SLID interconnection technology is its connection efficiency p. It is defined as the probability that a given single SLID interconnection is successful. The corresponding inefficiency, i. e. the probability p not = 1 − p of a fault of a given connection, is the figure of merit commonly used and given in the results below. To calculate the inefficiency from measurements of structures with a group of serial SLID interconnections, a binomial probability distribution is assumed. From the number n of SLID interconnections per group and the fraction P of groups with all connections working,
is derived. The inefficiency should be as low as possible; for example it was required to be smaller than 10 −4 for the present ATLAS pixel modules [36] .
To measure p not of the SLID interconnection, its dependence on the alignment precision, and the sensitivity to disturbances of the device planarity, a SLID prototype production was carried out. For this, a 6-in.-wafer layout designed at the MPP, and shown in Figure 6 (a), was used. The layout includes a total of 152 test devices, which rely solely on structured metallisation directly on the SiO 2 but do not have any implants. The SLID contact positions are symmetric with respect to the x-axis and hence, two of these wafers can be connected by rotating one around its symmetry axis by 180
• and placing it onto the other. Through this, the 76 devices in the northern half of one wafer,
(c) Figure 6 : Overview and detailed schematics of the SLID prototype production. In (a) the wafer map of the SLID dummy devices is shown, in (b) the schematics of an individual daisy chain is displayed, and finally, (c) shows an electrical structure to verify the mechanical alignment. (For interpretation of the references to colour in this figure caption, the reader is referred to the web version of this paper.)
which are referred to as sensor devices, are connected to the 76 chip devices of the southern part of the other wafer.
A large fraction of the area of each device is filled with daisy chains which are a serial wiring scheme of a large group of SLID interconnections in a row with alternating aluminium traces on the sensor-and chip-side, as shown in Figure 6 (b). If a potential difference is applied to the ends of a daisy chain, a current can only flow provided all SLID interconnections are functional. Hence, a large number of SLID interconnections are tested at the same time. The daisy chains of the 76 devices of the sensor side are equipped with aluminium traces leading to contact pads for needle probes at the ends of the daisy chains. On the chip devices, there are no traces since this part of the devices is cut off during the singularisation to enable access to the contact pads of the sensor devices. Hence, after connecting two wafers only those 76 structures can be used where the sensor devices are on the lower wafer which is not cut.
Rows 1 and 2 of larger devices above the horizontal wafer axis contain daisy chains which have the same geometry as an ATLAS pixel sensor. This means that the metal traces occupy the same areas as the pixel implants do in the sensors. In addition, aluminium lines are implemented to connect every second pair of traces to form an open chain. The SLID interconnection of open chains from chip and sensor devices leads to closed, i. e. conducting chains, as shown in Figure 6 (b). In row 1, the SLID pad size is 27 × 58 µm 2 with a small pitch of 50 µm and a large pitch of 400 µm. This corresponds to the SLID pad dimensions used for the prototype pixel modules discussed below. The chains of row 2 have identical pitches but the SLID pads are of similar size as the n-type implants in the ATLAS pixel sen- Table 1 . In addition, in rows 3 and 4 special chains are implemented which have a part, where deliberately either the SiO 2 or the aluminium layer is missing. This leads to a lowering of the SLID pads by 100 nm or 1 µm as illustrated on the right side of Figure 6 (b). With these degradations of the device planarity the sensitivity of the SLID interconnection to surface imperfections is investigated.
Furthermore, electrical and optical alignment structures are introduced in the devices. The electrical alignment structures consist of SLID pads that are only connected if the devices are misaligned. A section of the wafer map containing one of the alignment structures which measures a misalignment of (2.5-15) µm is shown in Figure 6 (c). The structures shown in green are located on the sensor wafer and consist of eight metallized squares, four small ones and four larger ones. The structures drawn in red are located on the chip side. Depending on the size of the misalignment different counterpart pads match, and are electrically conducting, which is verified with probe needles on external pads (not shown). In the presented case of perfect alignment, the four large square contacts of both sides are connected, while the small green square contacts have no counter part on the chip. If, as an example, a misalignment of 3 µm is introduced, the lower left SLID pad in Figure 6 (c) can contact one or two of the surrounding red structures on the chip. This forms a conducting channel which can be identified by contacting the corresponding probe pads. Since the sensor side squares will connect to different counterparts, not only the magnitude but also the direction of the misalignment can be identified. Further alignment structures on each device allow for measuring a misalignment of up to 30 µm.
The optical alignment structures are aluminium vernier scales that are implemented partly on the sensor-and partly on the chip side of the packages, as shown in Figure 7 . Using an infra-red microscope they allow to determine the relative misalignment with an accuracy of 3 µm. The measurements of the SLID daisy chains were carried out with a Keithley-6517A electrometer [34] , supplying a small voltage to the ends of the chains and measuring the current. Through this, also the resistance of the chains are measured and a mean resistance per SLID connection is determined. Using an infra-red microscope the relative misalignment is determined.
Wafer-to-Wafer Interconnection
The wafers were interconnected in a wafer-to-wafer approach. For the majority of the chains all SLID connections were functioning resulting in finite resistances ranging from (0.25 ± 0.12) Ω to (1.5 ± 1.7) Ω per SLID connection, where the uncertainties are the one standard deviations of the measurements from various equivalent chains. The chain resistances do not directly correlate to the size of the SLID pads but rather to the number of SLID connections per row ranging from 46 to 302 connections. This leads to the conclusion that the dominating contribution to the resistance is not caused by the SLID metal layers, but rather by the contact between them and the aluminium traces. This contact is made underneath each SLID pad by creating a circular opening with 10 µm nominal diameter in the BCB passivation layer covering the whole wafer, displayed in Figure 6 (b). The openings have the same diameter for all pads of all chains. Table 1 summarizes the results of all daisy chain measurements and includes the total number of SLID connections tested. The SLID inefficiency is less than 10 −3 for most of the chain types without a deliberately introduced aplanarity. The exception are the structures of row 1 for which 24160 contacts were measured, and for which 10 out of 80 chains with 302 connections each were interrupted. In those cases, where no interrupted contacts were found, an upper limit at a 90% confidence level is reported. The smallest limit observed is 4 · 10 −4 , consequently higher statistics data are needed to verify that an inefficiency of less than 10 −4 is met by the process. Some chains have been produced without the aluminium layer below the SLID pads. This is an exaggerated situation that is much more severe than the typical thickness variations of the aluminium layer, and does not occur in real applications. Even those chains result in a connection inefficiency per pad of (0.4 ± 0.3) · 10 −3 , clearly showing that the SLID interconnection is not severely affected by variations of the surface planarity up to 1 µm.
The optical inspections of the vernier scales as well as the measurements of the electrical alignment structures showed a very good alignment accuracy of better than 5 µm for the first and about (5-10) µm for the second pair of interconnected wafers.
Chip-to-Wafer Interconnection
In another prototype run ATLAS FE-I3 read-out chips were interconnected to fully functional thin pixel sensors. The sensors were produced on p-bulk FZ wafer using the MPG-HLL thinning process with a final active thickness d active of 75 µm. The specific resistivity of these wafers is ρ ≥ 2 kΩcm. A discussion of the electrical characteristics of all structures within this production can be found in [23] . The full depletion voltages V fd were found to be (30 ± 5) V, with the exception of one pixel device that did not reach a plateau in the leakage current, i. e. where the breakdown voltage V bd was lower than V fd . This corresponds to a yield of 79/80 ≈ 98.8%. For the 79 pixel devices, an over depletion V bd /V fd of 3.7 ± 1.0 up to 15 ± 2 can be reached. Finally, their leakage currents in the plateau region were determined to be below 10 nA/cm 2 . For the interconnection, operating a flip-chipping machine in a pick and place mode, in a chip-to-wafer process, a handle wafer was populated with known working read-out chips at the positions of compatible pixel structures on the sensor wafer side as indicated by the red numbered rectangles in Figure 8 . Due to the high applied pressure in the process, and to achieve good precision in the pick and place process, a regular pattern of chips on the handle wafer is mandatory. Consequently, the rest of the handle wafer was populated regularly with read-out chips (indicated in black). The electroplated SLID pad structure is the same for the working and for the dummy read-out chips. An excellent alignment of the read-out chips on the handle wafer with respect to their nominal positions, known from the design of the sensor wafer, is needed, given the small pitch and SLID pad sizes in combination with the needed minimal overlap of 5 µm × 5 µm.
Additionally, it is important that rotations of the read-out chips are below about 0.5
• . Although, a global misalignment can be corrected for by adjusting the relative position of the two wafers in the wafer-to-wafer interconnection process, these requirements demand cutting-edge pick-and-place technology. The positions of the alignment marks (cross and circle) are indicated in red in Figure 9 (a). In Figure 9 (b), an infra-red picture of a cross alignment mark is depicted for a connected stack. Based on these images, the quality of the alignment was determined after interconnection. The residual misalignment after interconnection is summarised in Table 2 . In total, seven out of ten assemblies were built successfully, i. e. without shorts or open connections caused by misalignment. For the assemblies 2, 4 and 5 the misalignment is too large for the pixel assemblies to be functional. To improve the precision of the alignment for future productions, a new and more precise pick-and-place machine will be employed. Additionally, the possibility to exploit self alignment via evaporative liquid glues while populating the handle wafer is currently investigated at the EMFT [37] . Open connections were identified with a high statistics radioactive source measurement in which not connected pixel cells exhibit a low hit rate, because they can only contribute via electronic noise, but not via genuine signal. For the used statistics, and in the centre of the beam spot, around 150 hits per pixel are expected. A pixel cell is defined as connected, if it exhibits more than 50 hits. Uncertainties are assessed by varying this threshold by ±10%. The percentages of connected pixel cells per module are summarised in Table 2 . While for module 1, 3 and 10 all pixel-cells are connected, module 6 exhibits around 30% of not connected pixel cells. A trend of the fraction of not connected cells to rise towards the centre of the wafer is found.
Subsequent optical re-inspections of not yet connected sensor wafers from the same production revealed that the cause for these not connected pixel cells are imperfect openings of the BCB passivation layer underneath the SLID pads that show a radial trend across the wafer similar to the one observed for the not connected cells. Photographs of such not fully opened layers are depicted in Figure 10 (a) and Figure 10 (b). For future module assemblies, a removal of residual BCB in the openings using an SF 6 plasma descum process offered by the Fraunhofer IZM [38] was investigated. In the optical inspection after the treatment all BCB contacts were found to be fully opened. Another crucial factor is the stability of the connections in experimental conditions, where, in addition to high radiation levels, temperature cycles are present. Within the laboratory and during beam test measurements for all modules the numbers of not connected pixel cells did not change with numerous thermal cycles between 20
• C and −50 • C. Furthermore, no changes after irradiation up to a fluence of 10 16 n eq /cm 2 were observed. This is a strong indication that SLID interconnections are radiation hard and withstand thermal cycles.
Mechanical Strength
A high mechanical strength is desirable for an interconnection technology, as it eases the handling of the device, ensures that bonds do not break accidentally, and that they are stable in time. To determine the mechanical strength, a piece of plexiglass was glued onto each dummy read-out chip (black in Figure 8) in the lower half of the handle wafer. Subsequently, weight was hanged onto the plexiglass holder while the sensor wafer was stabilised in its position by a plexiglass support covering the full area except for the region around the read-out chip under study. After each increase of weight the strain was relieved using a small hoisting platform to apply the force in a controlled manner. Before adding the next weight the hoisting platform was lifted again. A photograph of the setup is depicted in Figure 11 . Due to the construction, the minimum weight applied is 0.6 kg. The distribution of the weight needed to break the connection between sensor and read-out chip is given in Figure 12 . No systematic trend across the wafer is appreciable and the weight needed for breakage is approximately two kilograms, which corresponds to 0.01 N per SLID connection. This is of the same order of magnitude to what is found for other interconnection technologies [39] [40] [41] [42] [43] . With the exception of extreme cases of misalignment, no significant correlation between the misalignment and the connection is found.
In Figure 13 photographs of the pulled off read-out chips are shown. In almost all cases the whole SLID stack is appreciable, indicating that the weakest point of the interconnection is at the electroplated layers, i. e. layers that are similar in other technologies as for example bump bonding.
Electrical Properties of the Pixel Modules
In the following the performance of the successfully built pixel modules from the chip-to-wafer prototype production are discussed based on results obtained before and after irradiation. These results comprise: leakage currents, tuning properties, charge collection measurements, and in addition hit efficiencies and cluster sizes determined in beam test measurements.
IV Characteristics and Irradiation Programme
As basic functionality test, the IV characteristics of all seven modules are summarised in Figure 14(a) . All IV characteristics were taken with the read-out chip powered, but not configured, to ensure a defined ground potential and exclude temperature changes [14] . At an over-depletion of about 10 V, i. e. at 30 V, the leakage currents are below 50 nA and thus far below the operational limit of 300 µA [1] .
The breakdown voltage lies for one module at 100 V, for additional four modules at or above 140 V. Additional two structures were measured only up to a bias voltage of 55 V, and no breakdown was observed. For the structures measured up to the breakdown voltage, V bd , this corresponds to a good overdepletion ratio V bd /V fd ≥ 3.
Subsequently, the modules were irradiated at the Karlsruhe Institut of Technology (KIT) with 25 MeV protons [44, 45] and at the Jožef Stefan Institute (JSI) with reactor neutrons [46] . The full irradiation programme is summarised in Table 3 . The range (0.6-10)·10
15 n eq /cm 2 was covered mainly with reactor neutron irradiation.
In Figure 14 (b) the leakage current as a function of the applied bias voltage is summarised for the irradiated assemblies. All measurements were taken at an ambient temperature of −50
• C to simulate as close as possible beam test environment temperatures where dry-ice cooling is employed. Again, the read-out chips were powered but not configured. steps, since for irradiation at JSI an annealing time of about 1.5 days is unavoidable due to handling after each irradiation step. The latter module could not be investigated further, since the FE-I3 read-out chip failed after the second irradiation and remounting onto the test card. The leakage currents for all modules are found to be ≤ 6 µA and thus again far below the operational limit of 300 µA [1] .
Assuming that all irradiated modules are fully depleted well below 450 V, it was verified that the damage factors are about 6 · 10 −17 A/cm, i. e. in agreement with theory predictions for the different target fluences and received periods of annealing [47] . 
Module Tuning
The module tuning and the charge collection measurements with radioactive sources were performed with the ATLAS USBPix read-out system [48] . The expected most probable value (MPV) for the charge induced by β-electrons of the 90 Sr decay chain is about 4.9 ke for the sensors with d active = 75 µm [49, 50] . Therefore, the tuning is focussed on lowering the threshold as far as possible for each individual module. For the present FE-I3 read-out chip used in this R&D programme thresholds down to 3.2 ke are generally achievable. For some single chip modules even lower thresholds down to (2.0-2.5) ke have been reached. This signal to threshold ratio is challenging for modules employing the present read-out chip. However, results for the new ATLAS read-out chip FE-I4 show that it can be operated at thresholds as low as 1.6 ke [51] , which is more than sufficient for the sensor thicknesses around 75 µm presented here. An additional complication for the prototype modules is imposed by the not connected pixel cells for some of the modules. This implies that in the tuning two very different states of the The threshold and noise distributions for a typical tuning are shown in Figure 15 . The target threshold of 2.8 ke was reached for about 90% of the pixel cells with a standard deviation of 0.06 ke. The corresponding noise is 0.16 ke with a standard deviation of 0.03 ke over the module and thus not significantly different from the noise found for other n-in-n and n-in-p modules with thicknesses in the range (250-285) µm [1, 14] . In Figure 16 the results of the tuning with the lowest achieved threshold and the corresponding noise among all modules before and after irradiation is depicted. It was achieved for the module irradiated to a fluence of 10 16 n eq /cm 2 . The mean threshold, shown in Figure 16(a) , was tuned as low as 2.32 ke with a standard deviation of 0.54 ke across the module. The corresponding noise, shown in Figure 16(b) , is 0.20 ke with a standard deviation of 0.05 ke across the module. The long tail of the distributions is mainly caused by pixel cells which could not be tuned to such low thresholds. The pixel-by-pixel correlation of threshold and noise, shown in Figure 16(c) , demonstrates that the outliers in both distributions coincide. Since this is a known issue of the FE-I3 read-out chip, which is not planned to be used for future ATLAS upgrades, these outlier pixel cells are disregarded in the following. Fitting a Gaussian to the core of the distributions, for the tuning shown in Figures 16(a) and 16(b) , the threshold lies at (2.07±0.07) ke and the corresponding noise is (0.18 ± 0.02) ke. An overview of the threshold tuning and corresponding noise values of all modules before and after irradiation is given in Figure 17 , where the lowest achieved thresholds and their corresponding noise values are given for each module. The uncertainties shown correspond to the standard deviation of threshold and noise, respectively. The average noise observed for all assemblies is (0.21 ± 0.01) ke. The slightly increased value with respect to currently used modules is due to the lower threshold target values and the influence of the not connected pixel cells. The effect of the not connected pixel cells is especially pronounced in the assemblies with the highest number of not connected cells, number 6 (open squares) and 7 (open circles). Nonetheless, an excellent threshold to noise ratio exceeding ten (red dotted line) in all but one case is achieved for assemblies before as well as after irradiation.
Charge Collection
Thin sensors show a higher CCE after irradiation, since the full depletion voltages are reduced, and higher electric fields are achieved when applying the same bias voltage. To investigate the charge collection, measurements using either photons from an 241 Am source, or β-electrons from a 90 Sr source, were conducted. While for photons the internal trigger logic was used, for β-electrons an external trigger was employed. Within uncertainties no significant difference in charge collection was found between the modules.
Radioactive Source Measurements
In Figure 18 the 241 Am photon spectra obtained with a module biased at different bias voltages between 5 V and 55 V are depicted. Each histogram is normalised to its bin with the highest content. For a high resolution reference spectrum taken with a high purity Germanium detector please refer to [52, 53] . At 55 V the prominent 59 keV γ-line is measured at (14.4±0.5(fit)±1.1(syst.)) ke (Gaussian fit not shown), which is in good agreement with the expected peak position of 16.4 ke, when taking into account the calibration bias of the FE-I3 readout chip [54] . The first uncertainty denotes the one from the fit, and the second the systematic uncertainty stemming from the charge calibration of the read-out chip. The second prominent line in the spectrum at 26 keV is expected at 7.2 ke. However, due to the charge resolution it merges with the lines below, such that only the upper edge is appreciable, which lies between 6 ke and 7.5 ke. At lower bias voltages a fraction of the sensor volume does not contribute to the charge collection and thus the full amount of charge is only collected for events where the photo-electric process occurred in an already depleted region. For those events where it instead occurs in the not yet depleted part, only the fraction of the charges diffusing into the depleted volume can be measured. This leads to a broadening of the peaks and to a less defined spectrum. Due to the small thickness of the sensor, only the measurements below 15 V are significantly affected.
A charge distribution of a 90 Sr measurement of a module operated at a bias voltage of 55 V is shown in Figure 19 indicated by the red dotted line. Entries below threshold occur because the threshold corresponds to the 50% efficiency point. In addition indicated are the MPV (blue line) and the mean value (green line) of the collected charge. The measurement is well described by a convolution of a Landau distribution with a Gaussian. The fit, based on the statistical uncertainties of the data, was performed in the range 1-20 ke. The evolution of the resulting MPV of the collected charge as a function of the bias voltage is summarised in Figure 19 servative estimate a 5% uncertainty is assigned to the ratio. As expected from the strip measurements [15] , within the assessable voltage range, a saturation is found up to the highest fluences. The onset of the saturation increases with fluence, but lies at comparably low voltages for all fluences, i. e. below 500 V. These low bias voltages, in combination with the fact that all modules saturate within uncertainties to a CCE of 100% up to a received fluence of 5 · 10 15 n eq /cm 2 and to 90% at a received fluence of 10 16 n eq /cm 2 , allows to operate them in a restricted bias voltage range over the entire life-time of an experiment. This leads to looser requirements on the read-out electronics.
For comparison in Figure 20 (b) the results obtained from infra-red laser measurements on strip sensors from the same production are depicted together with the results obtained with the pixel modules for the two highest received fluences [15] . For this figure the infra-red laser measurements were renormalised globally to achieve comparable scales. For the measurement at 5 · 10 15 n eq /cm 2 an excellent agreement is found over the entire range. At the higher fluence slight deviations at low and high applied bias voltages are observed, which are most likely caused by the different annealing history of the structures, given the two step irradiation procedure for the pixel module. However, considering the use of a single scaling factor over the entire range, a good agreement is achieved.
Cluster Size
The cluster size and hit efficiency were determined with test beam data obtained with 120 GeV pions at the CERN SPS. The position within a given pixel assembly under test where the particle traverses the assembly is determined from external information provided by the EUDET beam telescope [55] . Analysing the signals from the pixels around this position the cluster size and the hit efficiency can be determined. Figure 22 : (a) Map of the mean hit efficiency as a function of the impact point predicted by the beam telescope at a bias voltage of 100 V. For reference in (b) the design of a single pixel cell is given. The implantation extends over the entire structure shown, and has a ring shaped opening at the punch through bias dot displayed on the right side. The metal layer, covering most of the implant, is shown as a large rectangle with rounded corners on the left side. The T-shaped structure at the far right end comprises the metal lines, connecting the bias dot to the bias ring. The opening in the nitride and oxide layers is displayed as the rectangle in the centre of the pixel. The small circle at the left end of the pixel is the opening in the passivation, where the pixel will be connected with bump bonding.
For thinner sensors the spatial resolution is expected to differ from the one observed for thick sensors given the different cluster size abundances. However, when comparing the resolution on events with a specific cluster size between different thicknesses no difference is expected. In any case, lower cluster sizes lead to a reduced occupancy.
The low absolute collected charge to threshold ratio is reflected in the smaller abundances of higher multiplicity clusters. In Figure 21 a summary of the cluster size as a function of the bias voltage for different received fluences (colour), spatial coordinates (symbol style), and particle incidence angles ϕ (closed/open symbols) is given. The uncertainties are calculated according to [56] and are smaller than the symbol sizes. In the direction of the short pixel pitch y only about 5% of two-hit clusters are observed for perpendicular incidence. If the modules are tilted by ϕ = 15
• , as it is foreseen for the IBL, about 10% of the clusters in y are composed of two hits. As expected from the CCE measurements, no difference is found before and after irradiation, provided that the applied bias voltage is around or above the value corresponding to the charge saturation.
Hit Efficiency
Besides the resolution, the tracking efficiency of the pixel detector is the key figure of merit. For a high tracking efficiency, a high hit efficiency of the pixel assemblies is mandatory. The latter is mainly driven by the ratio between collected charge and threshold. Consequently, for thinner sensors the lowest possible threshold is desirable as discussed before. This criterion is especially challenging since the difference between the mean threshold and the MPV of the collected charge is so small that a part of the distribution lies below threshold, as shown for example in Figure 19(a) . Since the threshold corresponds to an efficiency of 50% for the electronic circuit of the pixel cell this considerably diminishes the overall hit efficiency. In Figure 22 (a) the mean hit efficiency as a function of the impact point predicted by the beam telescope is depicted for a bias voltage of 100 V. For this measurement, the thresholds were tuned to 2800 e.
The impact of the comparably high threshold is most pronounced in the area of the punch-through bias structure, and in the corner regions, where it leads to a loss of hit efficiency due to the sharing among several pixels. Anyhow, both effects are most pronounced for perpendicular impinging particles, occurring only for the very central part of a high energy physics experiment. Therefore, the quoted hit efficiency has to be understood as a lower bound. The overall hit efficiency is found to be (98.1 ± 0.3)%. If just the central region, indicated by the box in Figure 22 (a), is considered, the hit efficiency rises to (98.5 ± 0.3)%. Although this hit efficiency is still high when taking into account the challenging charge to threshold ratio, it clearly shows that the present ATLAS read-out chip in combination with sensors of 75 µm is not optimal for tracking purposes. Notwithstanding the high CCE, the situation stays challenging after irradiation and thus a discussion of the hit efficiencies is not sensible and omitted here.
The lower minimal thresholds offered by the FE-I4 read-out chip improves the charge to threshold ratio, and might allow to use sensors as thin as 75 µm. Nonetheless, already sensors as thin as 150 µm exhibit a very good CCE after irradiation and are operable at comparably low bias voltages [13] .
Conclusions
Mechanical and electrical results obtained with SLID interconnected structures from an R&D campaign towards a new pixel module were discussed. The investigated concept is based on several new technologies, namely n-in-p sensors, thin sensors, slim edges with or without active edges, and 3D-integration incorporating SLID interconnections as well as ICVs.
The 3D-integration is foreseen in the module concept to achieve compact module. The SLID interconnection technique by EMFT was qualified for use on pixel sensors by verifying the effectiveness of the TiW diffusion barrier and determining the needed vertical and horizontal alignment precision. Especially, it was shown that deliberate height mismatches of up to 1 µm are not detrimental for the connection efficiency. First prototype modules employing the ATLAS FE-I3 read-out chip and 75 µm thick sensors were built. It was shown that SLID interconnections have a stability and durability similar to other interconnection technologies used. Furthermore, all pixel cells were interconnected for assemblies where the underlying BCB passivation layer was fully opened in correspondence to the SLID interconnections. An SF 6 plasma descum process will guarantee that interconnections the BCB passivation layer are opened sufficiently everywhere in future. Also at the moment new tools and processes are installed and implemented at EMFT to further improve on the alignment precision, which will allow for even smaller pitches.
For the prototype modules the CCE and the absolute collected charge were investigated systematically as functions of the received fluence and the applied bias voltage. The results were compared to results obtained with strip sensors from the same production. It was shown that after an irradiation to a received fluence of 10 16 n eq /cm 2 , assemblies with a thickness of d active = 75 µm saturate at a CCE of 90% to 100%. For an application within an experiment, in addition to the CCE also the absolute charge and its relation to the threshold of the read-out chip has to be taken into account. Although, with the low thresholds possible with the new FE-I4 read-out chip using a sensor thickness down to about 75 µm seems feasible, the absolute charge measurement indicates that a somewhat larger charge would be preferable to retain a good signal to threshold ratio up to the highest fluences expected. Anyhow, other factors like the lowered occupancy of thinner detectors might render thinner sensors still to be the better choice. Furthermore, the requirements on high voltage stability are relaxed for thinner sensors since thinner sensors exhibit a high CCE already at moderate bias voltages. In conclusion, the good properties of the sensors and modules presented here make them well suited for use in ATLAS when operating at the HL-LHC.
